Desain arsitektur prosesor fuzzy logic berbasis kompiler vdhl xilinx foundation 2.1
MAX FERDINAND SANDHI
Murtiyanto Santoso (Examination Committee 1); Yohanes Trilaksono Dibyo S. (Advisor 1) Universitas Kristen PetraIndonesian
Digital Theses Undergraduate ThesisSkripsi/Undergraduate ThesisSkripsi No. 00/E/EL/070/507; Max Ferdinand Sandhi (23496037)
COMPUTERS; ELECTRONIC DATA PROCESSING; FUZZY LOGIC